09-26-2019, 12:41 PM
NDLR manual clearly says the voltage limit is 5V. Is it possible to patch a makenoise Tempi (10V. gate/trigger) into clk in somehow?
Hot euro gates/triggers into NDLR
|
09-26-2019, 12:41 PM
NDLR manual clearly says the voltage limit is 5V. Is it possible to patch a makenoise Tempi (10V. gate/trigger) into clk in somehow?
09-27-2019, 06:18 AM
At the very least you could patch the hot clock through an attenuator module, and after you've measured the signal to verify it is within limits, patch it to the clock in of the NDLR. But, I wouldn't recommend doing this, since you could inadvertently nudge the attenuator's knob and send clocks that are too large. Processing the clock with a set resistive voltage divider would be a lot safer, but I'd be inclined to add a clamp circuit to it to ensure nothing could go wrong. This all assumes the clock never swings negative - is that true? What's the lowest voltage sent from this clock output?
|
« Next Oldest | Next Newest »
|
Users browsing this thread: |
1 Guest(s) |